$\qquad$

For the following circuit,
a) Determine the Source-Free time response, $v(\mathrm{t})$, for $\mathrm{t}>0$. Let $i(0)=1 \mathrm{~A}, v(0)=50 \mathrm{~V}$.
Quadratic eq:
$s=\frac{-b \pm \sqrt{b^{2}-4 a c}}{2 a}$

b) Is the circuit (Overdamped $\backslash$ Critically Damped $\backslash$ Underdamped - Circle One)?
$v(\mathrm{t})=$

For the following circuit:


- Find the admittance function

$$
Y(j \omega)=\frac{V_{o}}{I_{s}}
$$

- Find the resonant frequency $f_{0}=\omega_{0} / 2 \pi$.
- Find the damping coefficient $\alpha$.
- Find the natural resonant frequency $f_{d}=\omega_{d} / 2 \pi$.
- Plot $|Y(j \omega)|$ vs. $\omega$. Clearly label your axes and indicate the maximum value.
$\qquad$

Consider the Diode Transistor Logic (DTL) gate shown below. Assume $\mathrm{V}_{\gamma}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}}(\mathrm{ON})=0.7 \mathrm{~V}$, $\mathrm{V}_{\text {BE }}($ Sat $)=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}(\mathrm{Sat})=0.1 \mathrm{~V}$, and $\beta=20$ for both transistors. Assume that Logic 0 and Logic 1 corresponds to 0.1 and 5 V respectively.


For logic 1 on the input side, $v_{x}=v_{y}=5 \mathrm{~V}$.
Calculate $v_{1}, i_{1}, i_{2}, i_{3}, i_{4}$, and $i_{5}$.
$\qquad$

Refer to Fig. 1 for the system with ideal Continuous-to-Discrete (C-to-D) and Discrete-to-Continuous (D-to-C) converters.


Figure 1: Ideal C-to-D and D-to-C system.
(a) Suppose that the output from the C-to-D converter is $x[n]=\cos (0.2 \pi n)$, and the sampling rate of the C-to-D converter is $\mathrm{f}_{\mathrm{s}}=8000$ samples/s. Determine a formula for the continuous-time sinusoidal input $\mathrm{x}(\mathrm{t})$ using the smallest frequency greater than 10000 Hz .
(b) Suppose the output from the C-to-D converter is $\mathrm{x}[\mathrm{n}]=\cos (0.25 \pi \mathrm{n})$, the input signal is $\mathrm{x}(\mathrm{t})=$ $\cos (510 \pi \mathrm{t}$ ), and the sampling rate (fs) of the C-to-D converter is less than 130 samples/s. Determine the largest possible sampling rate satisfying these three conditions.

Let $a$ be a random variable which is uniformly distributed on the interval [0,2]. Define two random variables $X$ and $Y$ as

$$
\begin{aligned}
& X \triangleq\left\{\begin{array}{cc}
a, & \text { if } a<1, \\
2-a, & \text { otherwise },
\end{array}\right. \\
& Y \triangleq\left\{\begin{array}{cc}
a, & \text { if } a>1, \\
2-a, & \text { otherwise },
\end{array}\right.
\end{aligned}
$$

and let $Z \triangleq \frac{Y}{X}$.
(1) Please derive the probability density function of $X$.
(2) Please derive the probability density function of $Z$.
(3) Please calculate the expectation of $\frac{X}{Y}$.
$\qquad$
Consider the magnetic structure shown below (NOT TO SCALE). $\mathrm{N}_{1}=40$ and $\mathrm{N}_{2}=60$. Observe the direction that they are wound and the polarities marked. The depth into the page is 2.8 cm . The steel has infinite permeability. Other dimensions are: $g_{1}=g_{3}=1 \mathrm{~mm} ; g_{2}=1.5 \mathrm{~mm} ; w_{1}=w_{3}=1.5 \mathrm{~cm}$; $w_{2}=3.0 \mathrm{~cm}$.


Useful equations:

$$
\mathfrak{R}=\frac{\ell}{\mu A} \quad \mathscr{F}=\phi \Re \quad \mu_{0}=4 \pi \times 10^{-7} \mathrm{H} / \mathrm{m}
$$

a. Draw the magnetic equivalent circuit. Label reluctances numerically.
b. Determine the relationship between the two flux linkages $\lambda_{1}$ and $\lambda_{2}$ and the two currents $i_{1}$ and $i_{2}$. Your answer should be of the general form $\boldsymbol{\lambda}=\mathbf{L i}$ where $\mathbf{L}$ is a numerical matrix.
$\qquad$
In the following circuit, find the following (both amplitude and angle):
a) $I_{1}, I_{2}$, and $I_{3}$ (45 points).
b) $\mathrm{I}_{A^{\prime} C^{\prime}}$ (Capacitor current) ( 15 points).
c) Phase voltage of the load ( $2+5 \mathrm{j}$ ) equal to $\mathrm{V}_{\mathrm{un}}$ ( 15 points).
d) 3-phase complex power of the source ( 15 points)
e) 3-phase complex power of the capacitor bank. (10 points)

$\qquad$
In the system shown below, a three-phase short circuit occurs at point F. Assume that prefault currents are zero and that the generators are operating at rated voltage. Choose base MVA as 30 MVA and the base line voltage at the HV-side of the transformer to be 33 kV . Determine the fault current in per unit.

$\qquad$
Linearly polarized wave incident on an air-conductor interface. A z-polarized uniform plane wave having an electric field with a peak value $10 \mathrm{~V} / \mathrm{m}$ and operating at 1.5 GHz is normally incident from air on a perfectly conducting surface located at $\mathrm{y}=0$, as shown below. (a) Write the phasor expressions for the total electric and magnetic fields in air. (b) Determine the nearest location to the reflecting surface in air where the total electric field is zero at all times. (c) Determine the nearest location to the reflecting surface in air where the total magnetic field is zero at all times.



| Constants* | Equations* |
| :---: | :---: |
| - Elementary charge $=1.6 \times 10^{-19}$ [C] <br> - $\mathrm{kT}=0.0259[\mathrm{eV}], \mathrm{kT} / \mathrm{q}=0.0259[\mathrm{~V}]$ (at 300 K ) <br> - Intrinsic concentration $=9.65 \times 10^{9}\left[\mathrm{~cm}^{-3}\right]$ (for silicon at 300 K ) | - $\mathrm{n}_{\mathrm{o}} \mathrm{p}_{\mathrm{o}}=\mathrm{n}_{\mathrm{i}}^{2}$ <br> - $\mathrm{n}_{\mathrm{o}}=\mathrm{n}_{\mathrm{i}} \exp \left[\left(\mathrm{E}_{\mathrm{F}}-\mathrm{E}_{\mathrm{i}}\right) / \mathrm{kT}\right] \quad$ or $\quad\left(\mathrm{E}_{\mathrm{F}}-\mathrm{E}_{\mathrm{i}}\right)=\mathrm{kT} \ln \left(\mathrm{n}_{\mathrm{o}} / \mathrm{n}_{\mathrm{i}}\right)$ <br> - $\mathrm{p}_{\mathrm{o}}=\mathrm{n}_{\mathrm{i}} \exp \left[\left(\mathrm{E}_{\mathrm{i}}-\mathrm{E}_{\mathrm{F}}\right) / \mathrm{kT}\right] \quad$ or $\quad\left(\mathrm{E}_{\mathrm{i}}-\mathrm{E}_{\mathrm{F}}\right)=\mathrm{kT} \ln \left(\mathrm{p}_{\mathrm{o}} / \mathrm{n}_{\mathrm{i}}\right)$ <br> - $\sigma=q\left(n \mu_{n}+p \mu_{p}\right)$ |

* Definitions of parameters are not given; it is expected that the examinees interpret the meaning.
I. An abrupt silicon p-n junction has a net acceptor concentration $10^{18} \mathrm{~cm}^{-3}$ in the p -side and an unknown donor concentration in the n -side, respectively. Answer the following questions assuming all dopants are ionized at room temperature (i.e. 300 K ).
a. $\quad[25 \%]$ Calculate the carrier concentrations and fill out the following table.

|  | Majority carrier <br> type (circle one) | Majority carrier concentration | Minority carrier <br> type (circle one) | Minority carrier concentration |
| :--- | :---: | :---: | :---: | :--- |
| p-type | electron / hole | $(\quad)\left[\mathrm{cm}^{-3}\right]$ | electron / hole | $(\quad)\left[\mathrm{cm}^{-3}\right]$ |

b. [25\%] Calculate the contact (or built-in) potential across the depletion region (or space charge region) at thermal equilibrium, when $\left(\mathrm{E}_{\mathrm{F}}-\mathrm{E}_{\mathrm{i}}\right)$ in the n -side is 0.5 eV :
) [V]
c. [20\%] Fill out the following table based on the diode I-V characteristics shown below (I: diode current, V: external bias).


| External bias V [V] | Potential difference across the depletion region [V] |
| :---: | :---: |
| A. -2.0 | ( ) |
| B. 0.0 | ( ) |
| C. 0.7 | ( ) |

II. [30\%] Consider a silicon sample doped with donors $\left(10^{14} \mathrm{~cm}^{-3}\right)$ at room temperature. Excess carriers by photon absorption (steady-state concentrations of $2.0 \times 10^{13} \mathrm{~cm}^{-3}$ electrons and $2.0 \times 10^{13} \mathrm{~cm}^{-3}$ holes) are generated during a light illumination. Calculate the increased conductivity (i.e. additional conductivity excluding the base conductivity without illumination) of the sample during illumination (electron mobility $=1,500 \mathrm{~cm}^{2} / \mathrm{V} \cdot \mathrm{sec}$; hole mobility $=500 \mathrm{~cm}^{2} / \mathrm{V} \cdot \mathrm{sec}$ ).

Answer the following questions.
(a) What is Computational Intelligence (CI)?
(b) What is the different between the traditional Artificial Intelligence and the modern Cl ?
(c) Mention at least 5 paradigms of Computational Intelligence.
$\qquad$

Answer the following questions.
(a) Are neural networks, as currently used in engineering, based on models of the human brain? Explain the reasons for your answer in detail.
(b) Given the following feedforward neural network in Fig. Q2 with a sigmoid function (given below) in the hidden layer and a linear function in the output layer

$$
d_{1}=\frac{1}{1+e^{-a}}
$$



Fig. Q2
Given that $\left[W_{11}, W_{12}, V_{11}, V_{12}\right]=[1.0,0.5,-1,0.5]$, calculate the output $y$ for $x=0.5$.
(c) Recurrent neural networks and simultaneous recurrent networks are feedback neural networks. Explain the similarities and the differences between these networks.

Answer the following questions.
(a) Describe the different types of hardware evolution. Provide diagrams where possible.
(b) Define the following terms:
(i) Embryonics
(ii) Adaptive Devices, Circuits and Systems
(iii) Immunotronics

Answer the following questions.
(a) Define Swarm Intelligence (SI) and mention the five principles of SI .
(b) Briefly explain with the equations the difference between continuous Particle Swarm Optimization (PSO), binary PSO and integer PSO.
(c) Describe fuzzy system and its unique properties.

Within the scope of pipelining:
a) Define the term "hazard" and make sure to address its consequence.
b) Name and discuss about different types of hazard.
c) With respect to your answer in parts "a" and "b" discuss in detail about one technique (for each type of hazard) that overcomes (or moderate) the consequence of hazard.
$\qquad$
CPU time ( T ) is defined as:
$\mathrm{T}=\mathrm{Ic} * \mathrm{CPI}$ * tau
Ic stands for the instruction count,
CPI stands for average clock cycles per instruction, and
tau stands for the clock cycle time.

Within the scope of the Uniprocessor organization, name and discuss about two architectural concepts (solutions) that can be used to reduce T (i.e., to improve performance). Make sure to relate your solutions to the parameters in the aforementioned equation.

Note1: I am asking for architectural solutions.
Note2: Your solutions must not result an architecture that no longer cannot be classified as a uniprocessor organization

Suppose you are given a simple memory hierarchy with a 2-way set associative cache memory which can store 8 one-word data blocks and a word-addressable main memory which can store 16 data words. For a word address sequence of 0000 , $1000,0000,1000,1100,0100$ and 1100 in binary, construct a table to show: tag, index, hit/miss and cache contest after each access. Use LRU (Least Recently Used) replacement strategy. Then, calculate its hit ratio.

Write-through and write-back are two major approaches for cache memory write hit. Compare write-through and write-back policies in terms of advantages and disadvantages. Please be specific as possible.

Find the minimal POS expression for f , which is given as:
$f(w, x, y, z)=\left(w^{\prime}+y^{\prime}+z^{\prime}\right)\left(w+x+y^{\prime}+z\right)\left(w+x^{\prime}+z\right)\left(x^{\prime}+y+z^{\prime}\right)\left(w+x+y^{\prime}+z\right)\left(y^{\prime}+z^{\prime}\right)$

Given the function $F(A, B, C, D)$ below. Answer the following questions.

$$
\mathrm{F}=\sum_{W X Y Z} m(2,4,8,9,10,13,15)+d c(0,1,11,12)
$$

(a) Write the canonical POS expression for $F$.
(b) Determine the minimal SOP expression for $F$.
(c) Determine the minimal POS expression for $F$.

Answer the following questions given the function $f(w, x, y, z)=\Pi M(0,2,3,8,9,10,11,14)+d c(4,5,7)$
a) Find the minimal SOP expression for f .
b) Implement f using NOR gates only (NOR gates can have any number of inputs).
c) Implement f using any combination of logic gates.
$\qquad$
Given the sequential circuit shown below. Answer the following questions.

a) Complete the state table.

| Previous State |  |  |  | In | Next State (values of A, <br> B, C after the CLK low to <br> high transition |  | Flip Flop Inputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | x | $\mathrm{A}^{*}$ | $\mathrm{~B}^{*}$ | $\mathrm{C}^{*}$ | $\mathrm{~T}_{\mathrm{A}}$ | $\mathrm{T}_{\mathrm{B}}$ | $\mathrm{T}_{\mathrm{C}}$ |
| 0 | 0 | 0 | 0 |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 |  |  |  |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |  |  |  |
| 1 | 0 | 0 | 0 |  |  |  |  |  |  |
| 1 | 0 | 0 | 1 |  |  |  |  |  |  |
| 1 | 0 | 1 | 0 |  |  |  |  |  |  |
| 1 | 0 | 1 | 1 |  |  |  |  |  |  |
| 1 | 1 | 0 | 0 |  |  |  |  |  |  |
| 1 | 1 | 0 | 1 |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 |  |  |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  |

PAGE 1 OF 2.
b) Derive the state diagram.

PAGE 2 OF 2.
$\qquad$

## This problem has three parts. For full credit, you must answer all parts correctly.

A server sends 500 Mb ( $500 \times 10^{6}$ bits) of data to a remote client over a route with three intermediate switches. Each link has a data rate of 10 Mbps ( $10 \times 10^{6}$ bits per second) and propagation delay of 100 ms . The switches are store-and-forward switches but will forward acknowledgements without buffering because they are so short.

Acknowledged datagram packet switching is used, where the server sends a 5 Mb packet to the client, then waits to receive a very short acknowledgement from the client before sending the next 5 Mb packet. This continues until all 500 Mb has been sent. Answer all three parts below. Show your work.
a. Calculate the total end-to-end delay, which starts with transmission of the first packet and ends with receipt of the final acknowledgment by the server. Assume that headers are negligible in length and no queuing or processing delay is incurred. A timeline figure is recommended but not required.
b. Our goal is to reduce the end-to-end delay, and the only variable we can control is the packet size. Would you use smaller or larger packets? Justify your answer by explaining the effect of increasing (or decreasing) packet size on total transmission, store-and-forward, and propagation delay, respectively.
c. Consider the choice you made in b . Would it be a good change to make if the data being a large, critical file, where any packet loss requires retransmission of the lost packet? Why or why not?

## Problem: 34

Area: Networking, Security, and Dependability
Student Code: $\qquad$
This problem has four parts. For full credit, you must answer all parts correctly.
The figure below depicts the character format for an asynchronous transmission system. Assume that it is configured to for 1 start bit, 8 data bits, 1 parity bit, and 1 stop bit per character.

a. Assuming that no errors have occurred, what is the maximum utilization possible on this link? Define utilization as the ratio of data bits to total (data and overhead) bits.
b. What is the probability that a received character has no errors? Assume $\operatorname{Pr}[$ bit error $=p$ and bit errors are independent. Also assume that the data bits and parity bit can be in error, but the start and stop bits are never in error.
c. What is the probability that four characters in a row are received with no errors?
d. Is it reasonable to assume that the start and stop bits will never be in error, or more specifically, to exclude the probability of their error from the calculations in part b? Why or why not?
$\qquad$
This problem has two parts. For full credit, you must answer both parts correctly.
a. Suppose a router has built up the routing table shown in the table below. The router can deliver packets directly over interfaces 0 or 1, or it can forward packets to routers R2, R3, or R4. Assume the router uses the longest prefix (most specific) match. Determine the next hop for a packet addressed to destination 80.60.A7.97

Note that the destination addresses, subnet numbers, and subnet masks are in hex rather than dotted decimal notation. Show your work.

| SubnetNumber | SubnetMask | NextHop |
| :---: | :---: | :---: |
| 80.60.AA.0 | FF.FF.FE.00 | R1 |
| 80.60.A4.0 | FF.FF.FC.00 | R2 |
| default |  | R3 |

b. Compare the TCP and UDP protocols in terms of bit overhead and processing overhead. Which is more suitable for applications with very low tolerance for error? Which is more suitable for applications with strict delay constraints? Explain your answers about the applications.
$\qquad$
Answer all of the following questions. Brief answers suffice.
a. Explain the difference between statistical anomaly detection and rule-based intrusion detection.
b. Explain how the public and private key, respectively, are used in asymmetric encryption.
c. Explain how the public and private key, respectively, are used in digital signatures.
d. Describe a replay attack. Is it a passive or active attack? Explain your answer.
e. Assume that we suddenly gain a thousand-fold increase in computing power, i.e., are able to perform arithmetic operations a thousand times more quickly. How does this threaten the security of symmetric encryption schemes? How about asymmetric encryption schemes?
f. Assume that we suddenly discover a much quicker method to factor large numbers. This is an increase in mathematical knowledge, not sheer computing power. Which aspects of cybersecurity will be affected?

